搜索资源列表
adder_ahead8bit
- 本文件提供了用verilog HDL语言实现的8位超前进位加法器,充分说明了超前进位加法器和普通加法器之间的区别.-using verilog HDL achieve the eight-ahead adder, fully demonstrates the CLA for ordinary Adder and the distinction between.
add_16_pipe
- 16位加法器的流水线计算,verilog代码,用于FPGA平台。-16 pipelined adder, verilog code for the FPGA platform.
nbit_Adder
- VHDL——N位加法器设计-VHDL-- N-adder design RECOMMENDATIONS
multi4
- fulladder.vhd 一位全加器 adder.vhd 四位全加器 multi4.vhd 四位并行乘法器-fulladder.vhd a full adder adder.vhd four full adder mult i4.vhd four parallel multiplier
adder_4bit
- 四位加法器,用OrCAD完成,可用于八位乃至十六位加法器的设计原型-four adder with OrCAD completed, can be used for eight or even 16 Adder design prototype
ADDER8B
- 8位加法器VHDL 8位加法器VHDL-eight Adder VHDL e ight Adder VHDL eight Adder VHDL 8 Adder VHDL
VLSIASS2
- Self timed pipelined adder
fulleradder
- 本程序以Modelsim为开发平台,采用VHDL为开发语言,实现了简单的全加器.适合初学Modelsim的同行-Modelsim the procedures for the development of a platform for the development of VHDL language, achieving a simple full adder. Suitable for a novice counterparts Mo
89_full_adder
- full adder设计代码,verilog 语言描述,通过modelsim 仿真,quartus综合-full adder design code, verilog language to describe, through the ModelSim simulation, quartus integrated
10vhdlexamples
- 10个VHDL程序实例,包括加法器,全加器、函数发生器,选择器等。-10 examples of VHDL procedures, including the adder, full adder, function generator, selector and so on.
adder
- 基于ALTERA 公司cyclone系列FPGA的程序,verilog 实现加法器-ALTERA company based FPGA family of cyclone procedures, verilog adder realize
adder
- 本源码实现一个功能,加强领导,努力学习,争取早日掌握本学科的内容-Realize the source of a function, strengthen leadership, study hard, strive for an early grasp of the subject content
adder.tar
- veriog实现的128位高速加法器,fpga实现-veriog realize high-speed 128-bit adder, fpga realize
add_1p
- 2级流水线实现的8位全加器的VHDL代码,适用于altera系列的FPGA/CPLD-Realize two lines of eight full adder of the VHDL code, applicable to altera series of FPGA/CPLD
add
- 介绍了carry_chain_adder,carry_skip_adder,ipple_carry_adder三种常用的加法器,采用verilogHDL语言,利用modelsim软件仿真验证,压缩包中包含有流程图-Introduced carry_chain_adder, carry_skip_adder, ipple_carry_adder three commonly used adder, using verilogHDL lan
vhdlsource
- 用verilog hdl编写的一些例程,包括加法器/减法器等等,例子较多就不一一列举了-Verilog hdl prepared with some routines, including the adder/subtraction, etc., for example, more is not to enumerate the
adder4
- verilog加法器,附加测试文件 可用modelsim 仿真实现-Verilog Adder, additional test file ModelSim simulation can be used to achieve
32addjiafaqi
- 32位加法器组成原理课程设计,串行进位完成,希望对大家有帮助-32-bit adder composed of the principle of curriculum design, the serial binary completed, we hope to help
adder
- 长整数加法器,实现长整数加法。开发环境为C++。-Long integer adder, adder realize a long integer. Development environment for the C++.
adder
- 8位超前进位加法器 就是使各位的进位直接由加数和被加数来决定,而不需要依赖低位进位-8-bit CLA is to make your binary direct summand by summand and to decide, rather than to rely on low binary