搜索资源列表
ctsb
- 介绍了vhdl设计fpga时仿真和综合的过程,包括软件的应用和一些注意事项,相信会对大家有所帮助-introduced a VHDL design and simulation when they simply integrated process, including software applications and some attention to matters, we believe it will help
用窗函数法设计FIR滤波器
- 用矩形窗、三角窗,汉宁窗,海宁窗等多种窗口设计有限长单位脉冲响应滤波器-with rectangular windows, triangular windows, Hanning window, multiple windows Haining window design finite impulse response filter units
分频器VHDL描述
- 在数字电路中,常需要对较高频率的时钟进行分频操作,得到较低频率的时钟信号。我们知道,在硬件电路设计中时钟信号时非常重要的。-in digital circuits, the need for regular high frequency clock operating frequency for hours, a lower frequency of the clock signal. We know that the hardware
数字系统设计教程4_9
- vhdl的几个编程,4位除法器的设计和原理说明,还有8位CPU设计-VHDL programming, the four division and the design principle that there are eight CPU Design
数字系统设计相关
- 这是有关VHDL的相关源代码,有简易CPU、加法器、除法器、计数器等-This is the relevance of the VHDL source code, a simple CPU, Adder, Divider, counters, etc.
状态机设计
- 详细说明状态机的设计,用VHDL实现,是不错的教程-detailed state machine design, VHDL, is a good guide
基于FPGA的数字信号显示系统软硬件设计
- 该文阐述了现场可编程逻辑器件FPGA的主要特点,应用FPGA芯片和VHDL硬件描述语言设计的模拟示波器数字信号显示系统的设计原理和设计方法。-this paper, the field programmable logic devices FPGA main feature FPGA chip and VHDL hardware descr iption language design analog signals to digital
出租车计价器VHDL程序与仿真
- 出租车计价器VHDL程序与仿真,vhdl源码,对设计这方面的同志们具有很好的参考价值-Taximeter procedures and VHDL simulation, VHDL source code, to this regard, the design of the comrades who have a good reference value! !
异步FIFO存储器的控制设计
- 异步FIFO控制器的设计 主要用于异步先进先出控制器的设计。 所用语言Verilog HDL.-asynchronous FIFO controller design for the main asynchronous FIFO controller design. The language used Verilog HDL.
VHDL_100Examples
- 北京里工大学ASIC设计研究所的100个 VHDL程序设计例子-Beijing University Institute of ASIC design hundred examples of VHDL Design
fir_filter
- 常系数的FIR滤波器VHDL设计文件,在MUX+plusII调试通过-regular FIR filter coefficients of VHDL design documents, the debugging through MUX plusII
VHDL.sheji.2
- 电子时钟VHDL程序与仿真 10进制计数器设计与仿真 6进制计数器设计与仿真-electronic clock procedures and VHDL simulation Decimal counter design and simulation of six NUMBER Design and Simulation
tafficdisign
- 是用VHDL设计的交通灯原程序一句话不是进品不上传 都来看看 -VHDL design is the traffic lights is not the original sentence into procedures that do not have to look at the Cite
plus_lib
- 这是一个用VHDL层次化设计的一个九九乘法表源文件,还包含仿真波形-This is a level VHDL design of a Jiujiuchengfabiao source, also includes simulation waveforms
20060510205455473
- vhdl设计事例,有助于FPGA初学着,High-Performance 1024-Point Complex FFT-vhdl design examples, to help novice FPGA. High-Performance 1024-Point Complex FFT
wave_genarator_vhdl
- vhdl波形发生程序.实现4种常见波形正弦、三角、锯齿、方波(A、B)的频率、幅度可控输出(方波 A的占空比也是可控的),可以存储任意波形特征数据并能重现该波形,还可完成 各种波形的线形叠加输出。 -vhdl waveform occurred procedures. 4 achieve common sinusoidal waveform, 1.30, sawtooth, square-wave (A, B) the fr
digital_system-VHDL
- 数字系统与VHDL程序设计语言[PPT教程] , 非常有用. -Digital System Design with VHDL language [PPT Guide], very useful.
nclight
- 利用硬件描述语言VHDL设计交通灯电路,设计一个十字路*通灯控制器,东西、南北方向有红灯、黄灯、绿灯,持续时间分别为45、5、40秒。-use VHDL design of traffic lights at the circuit, the design of traffic lights at a crossroads controller East and West, North-South direction of a red
VHDL-FPGA-clock
- FPGA数字钟的设计,用VHDL语言编程,max+plus仿真,可在实际电路中验证-FPGA design, VHDL programming, max plus simulation, in the actual circuit verification
FIFO_Memory
- VHDL设计——FIFO存储器设计-VHDL design-- FIFO design